implementation of a novel output driver design. MOTIVATION Recently there has been a dramatic progress in the development of ultrahigh-speed frequency dividers, thus maximum frequencies of operation of above 20GHz have been reported. These high performance devices are based on very advanced transistors, such as very short gate SAINT MESFETs (1), HEMTs (2) or HBTs (3) . There has hence been a rather intense publishing activity regarding high divider speed obtained through new or refinement of existing processes. We do not have access to such advanced transistors mentioned above but are restricted to use commercially available foundry services. Therefore our approach has been to get maximum performance from the given MESFET process through circuit design. In order to compare with elsewhere reported divider performance we use the Fdiv/Ft-ratio as a figure of merit of, how well a process is utilized. In Table  1 SCFL latch configuration used for both master and slave.
NOVEL OUTPUIT DRIVER DESIGN
In order to achieve short rise and fall times at the output ports we have applied open drain outputs, which is commonly seen for devices operating at or above 5Gbit/s (6)(7). In addition we suggest this differential output stage to be driven by the differential push-pull buffer/amplifier shown in Fig.3 .
By using this output stage we have achieved very short transition times. 
MEASURED CIRCUIT PERFORMANCE
Circuit performance was measured using a Cascade Microtech probe station. The dual phase input clock signals were generated using an HP microwave generator, a power splitter and a variable delay line. Output signals were monitored on a HP 4 channel sampling oscilloscope and a spectrum analyzer. A maximum toggle frequency of 8.25GHz was obtained at a power dissipation of 740mW and an output voltage swing of 480mV. The corresponding response monitored by a spectrum analyzer is shown in Fig.4 At toggle frequencies above 7.5 GHz the output signal duty cycle drifts rapidly away from 50%, and the output voltage swing and input sensitivity are decreasing, Fig.5 , thus adding the requirement for filtering and amplification at clock frequencies above 7.5GHz for most digital applicatons. However, at clock frequencies below 7.5GHz, e.g. at 5GHz as shown in Fig.6 , square-wave like outputs are generated having near 50% duty cycle, app. 800mV amplitude (VOH=OV) and very short transition times, 
